

Exhibit H

Lu 7,437,583 Applied to Representative Panasonic and Toyota Accused Products

This claim chart compares independent claims 17 and 25 of U.S. Patent No. 7,437,583 (“the Lu ’583 patent”) to Texas Instruments’ DRA750 system on a chip (“SoC”).


On information and belief, Texas Instruments’ DRA750 SoC is representative of other Texas Instruments infotainment and high-end car information system SoCs having similar functionality (“Accused Texas Instrument Infotainment SoCs”).

The DRA750 SoC is incorporated in downstream products, including without limitation, Panasonic head units, such as Ser. Nos. 130105, 104020, 104069, 500021, which are incorporated in Accused Toyota Navigation units, including Highlander Receiver (86804-0E280), Sienna Navigation Unit (86804-08040), Avalon Navigation Head Unit (86804-07120), and Prius III Navigation System Kit (86804-47330), respectively.

On information and belief the Accused Texas Instrument Infotainment SoCs, and head units and automobiles that incorporate the Accused Texas Instrument Infotainment SoCs infringe directly, indirectly, and or under the doctrine of equivalents, at least claims 17 and 25 of the Lu ’583 patent.

Claims - U.S. Patent No. 7,437,583 (Lu)	Application of Claim Language to Accused Products
Claim 17	
A system for distributing clock signals within an electronic device, the system comprising:	<p>To the extent that the preamble is deemed limiting, the TI DRA750 SoC and downstream products include a system for distributing clock signals within an electronic device.</p> <p>At least the Panasonic (AT1501) head unit, which is included in at least the Toyota Prius III Navigation System Kit (225202), includes a Texas Instruments DRA750 SoC (highlighted in blue).</p>






The DRA750 includes a system for distributing clock signals within an electronic device.

3.1.1.1 Clock Management

The PRCM module manages the gating (that is, switching off) and enabling of the clocks to the device modules. The clocks are managed based on the requirement constraints of the associated modules. The following sections identify the module clock characteristics, management policy, clock domains, and clock domain management.

Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 409 (highlighted).




Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 415.

at least one processor that determines a status of at least one gate that controls flow of a clock signal to at least one device coupled to said at least one gate; and

The DRA750's system for distributing clock signals includes at least one processor that determines a status of at least one gate that controls flow of a clock signal to at least one device coupled to said at least one gate.

The DRA750 includes at least one gate that controls flow of a clock signal to at least one device coupled to said at least one gate. For example, as shown below, the DRA750 includes "clock gating" gates that control the flow of the clock signal (solid line below) to at least one module/device coupled to the gate.



Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 415.

The DRA750 includes at least one processor that determines a status of at least one gate that controls flow of a clock signal to at least one device coupled to said at least one gate. For example, the DRA750's power, reset, and clock management ("PRCM") module is a processor that determines a status of at least one gate using, for example, the "CLOCKACTIVITY" bit.

3.1.1.1.2 Module-Level Clock Management

Each module in the device may also have specific clock requirements. Certain module clocks must be active when operating in specific modes, or they may be gated. Globally, the activation and gating of the module clocks are managed by the PRCM module. Hence, the PRCM module must be aware of when to activate and when to gate the module clocks.

Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 410.

Table 3-6. Slave Module Clock Activity Settings


CLOCKACTIVITY Bit Value	Module Interface Clock	Module Functional Clock	Description
0x0	Gated	Gated	The interface and functional clocks are considered when generating the acknowledgment. This setting also means both clocks may be gated upon a PRCM module IDLE request.
0x1	Active	Gated	The interface clock is not shut down and is not considered when generating the acknowledgment to the PRCM module IDLE request. Only the functional clock is considered.
0x2	Gated	Active	The functional clock is not shut down and is not considered when generating the acknowledgment to the PRCM module IDLE request. Only the interface clock is considered.
0x3	Active	Active	The interface and functional clocks are not shut down. The module can acknowledge the IDLE request without checking the internal functions linked to its clocks.

Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 413.

The PRCM module does not have any hardware means to read the CLOCKACTIVITY settings of the module. Software must ensure consistent programming between the CLOCKACTIVITY settings of the module and the clock-gating control bits in the PRCM module. The PRCM module must be configured (where software control is available) not to gate the module clock, which should remain active according to the CLOCKACTIVITY settings of the module.

Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 413.

By way of another example, the PRCM module determines a status of at least one gate that controls flow of a clock signal to at least one device coupled to said at least one gate by determining that all domain gates are gated when transitioning to an inactive state.



Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 416.

said at least one processor controls said at least one gate based on said determined status.

The DRA750's at least one processor controls said at least one gate based on said determined status.

For example, the DRA750's PRCM module controls the gate based on the status of the "CLOCKACTIVITY" bit.

The PRCM module does not have any hardware means to read the CLOCKACTIVITY settings of the module. Software must ensure consistent programming between the CLOCKACTIVITY settings of the module and the clock-gating control bits in the PRCM module. The PRCM module must be configured (where software control is available) not to gate the module clock, which should remain active according to the CLOCKACTIVITY settings of the module.

Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 413 (highlighted).

The PRCM module lets software check the status of the clock domain functional clocks. The CM_<Clock domain>_CLKSTCTRL[x] CLKACTIVITY_FCLK/<Clock name>_FCLK bit in the PRCM module identifies the state of the functional clock(s) within the clock domain. Table 3-10 lists the two possible states of the functional clock.

Table 3-10. Clock Domain Functional Clock States


CLKACTIVITY Bit Value	Status	Description
0x0	Gated	The functional clock of the clock domain is inactive.
0x1	Active	The functional clock of the clock domain is running.

Table 3-11. Clock Domain Interface Clock States

CLKACTIVITY Bit Value	Status	Description
0x0	Gated	The interface clock of the clock domain is inactive.
0x1	Active	The interface clock of the clock domain is running.

Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 416.

By way of another example, the DRA750's PRCM module controls the clock domain gates based on the status of the gates (e.g., "All domain clocks gated"). As the figure below shows, a transition from "INACTIVE," where the clock gates are gated, to "ACTIVE," where the clock gates are active, requires: (1) "A wake-up request is received" and (2) a determination that "All modules IDLE/STANDBY" and "All domain clocks gated."



Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 416.

Claim 25


A system for distributing clock signals within an electronic device, the system comprising:

The DRA750 includes a system for distributing clock signals within an electronic device.

3.1.1.1 Clock Management

The PRCM module manages the gating (that is, switching off) and enabling of the clocks to the device modules. The clocks are managed based on the requirement constraints of the associated modules. The following sections identify the module clock characteristics, management policy, clock domains, and clock domain management.

Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 409 (highlighted).




Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 415.

a clock tree having a plurality of gates;

The DRA750 includes a clock tree having a plurality of clock gates.

For example, as shown below, each clock domain includes at least one gate. The DRA750 includes 30 clock domains. Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 544-678.



Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 415.

a hardware control logic block coupled to said clock tree that controls at least a portion of said plurality of gates;

The DRA750 includes a hardware control logic block coupled to said clock tree that controls at least a portion of said plurality of gates.

For example, the PRCM system includes at least one hardware control logic block coupled to said clock tree that controls at least a portion of said plurality of gates.

3.1.1.1.2 Module-Level Clock Management

Each module in the device may also have specific clock requirements. Certain module clocks must be active when operating in specific modes, or they may be gated. Globally, the activation and gating of the module clocks are managed by the PRCM module. Hence, the PRCM module must be aware of when to activate and when to gate the module clocks.

The PRCM module differentiates the clock-management behavior for device modules based on whether the module can initiate transactions on the device interconnect (called master module) or it cannot initiate transactions and only responds to the transactions initiated by the master (called slave module). Thus, two hardware-based power-management protocols are used:

- Master standby protocol: Clock-management protocol between the PRCM and master modules
- Slave idle protocol: Clock-management protocol between the PRCM and slave modules

Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 410 (highlighted).

	<div data-bbox="583 232 1824 630" style="border: 1px solid black; padding: 10px;"> <p>Master standby protocol</p> <p>This protocol is used to indicate that a master module must initiate a transaction on the device interconnect and requests specific (functional and interface) clocks for that purpose. The PRCM module ensures that the required clocks are active when the master module requests the PRCM module to enable them. This is called a module wake-up transition and the module is said to be functional after this transition completes.</p> <p>Similarly, when the master module no longer requires the clocks, it informs the PRCM module, which can then gate the clocks to the module. The master module is then said to be in standby mode.</p> <p>Although the protocol is completely hardware-controlled, software must configure the clock-management behavior for the module. This is done by setting the <code><Module>_SYSCONFIG.MIDLEMODE</code> or <code><Module>_SYSCONFIG.STANDBYMODE</code> bit fields, as described in Table 3-1. The behavior, identified in the STANDBYMODE Bit Value column, must be configured.</p> </div> <p>Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 410 (highlighted).</p> <div data-bbox="583 711 1824 914" style="border: 1px solid black; padding: 10px;"> <p>Slave idle protocol</p> <p>This hardware protocol allows the PRCM module to control the state of a slave module. The PRCM module informs the slave module, through assertion of an IDLE request, when its clocks (interface and functional) can be gated. The slave can then acknowledge the request from the PRCM module, and the PRCM module is then allowed to gate the clocks to the module. A slave module is said to be in IDLE state when its clocks are gated by the PRCM module.</p> </div> <p>Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 411 (highlighted).</p>
at least one register that is controlled by a clock tree driver; and	<p>The DRA750 includes at least one register that is controlled by a clock tree driver.</p> <p>For example, clock tree driver software running on a processor sets the “CLKTRCTRL” bit register to perform a software-forced wakeup of the clock domain clocks.</p>

	<table><tr><th colspan="3">Table 3-13. Clock Domain Clock Transition Mode Settings</th></tr><tr><th>CLKTRCTRL Bit Value</th><th>Selected Mode</th><th>Description</th></tr><tr><td>0x0</td><td>NO_SLEEP</td><td>A clock domain sleep transition is never initiated, regardless of the hardware conditions.</td></tr><tr><td>0x1</td><td>SW_SLEEP</td><td>A software-forced sleep transition. The transition is initiated when the associated hardware conditions are satisfied (see Table 3-15).</td></tr><tr><td>0x2</td><td>SW_WKUP</td><td>A software-forced clock domain wake-up transition is initiated, regardless of the hardware conditions identified in Table 3-14.</td></tr><tr><td>0x3</td><td>HW_AUTO</td><td>Hardware-controlled automatic sleep and wake-up transition is initiated by the PRCM module when the associated hardware conditions are satisfied (see Table 3-14 and Table 3-15).</td></tr></table> <p>Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 417.</p>	Table 3-13. Clock Domain Clock Transition Mode Settings			CLKTRCTRL Bit Value	Selected Mode	Description	0x0	NO_SLEEP	A clock domain sleep transition is never initiated, regardless of the hardware conditions.	0x1	SW_SLEEP	A software-forced sleep transition. The transition is initiated when the associated hardware conditions are satisfied (see Table 3-15).	0x2	SW_WKUP	A software-forced clock domain wake-up transition is initiated, regardless of the hardware conditions identified in Table 3-14.	0x3	HW_AUTO	Hardware-controlled automatic sleep and wake-up transition is initiated by the PRCM module when the associated hardware conditions are satisfied (see Table 3-14 and Table 3-15).
Table 3-13. Clock Domain Clock Transition Mode Settings																			
CLKTRCTRL Bit Value	Selected Mode	Description																	
0x0	NO_SLEEP	A clock domain sleep transition is never initiated, regardless of the hardware conditions.																	
0x1	SW_SLEEP	A software-forced sleep transition. The transition is initiated when the associated hardware conditions are satisfied (see Table 3-15).																	
0x2	SW_WKUP	A software-forced clock domain wake-up transition is initiated, regardless of the hardware conditions identified in Table 3-14.																	
0x3	HW_AUTO	Hardware-controlled automatic sleep and wake-up transition is initiated by the PRCM module when the associated hardware conditions are satisfied (see Table 3-14 and Table 3-15).																	
at least one processor that overwrites a status of at least a portion of said plurality of gates which is controlled by said hardware control logic block.	<p>The DRA750 includes at least one processor that overwrites a status of at least a portion of said plurality of gates which is controlled by said hardware control logic block.</p> <p>For example, at least one processor sets the “CLKTRCTRL” bit register to perform a software-forced wakeup of the clock domain clocks, which can overwrite the gated status of the clock domain’s clocks. Upon information and belief, the one processor is located within the PRCM or one of the Cortex-5 processors in the DRA750.</p> <table><tr><th colspan="3">Table 3-13. Clock Domain Clock Transition Mode Settings</th></tr><tr><th>CLKTRCTRL Bit Value</th><th>Selected Mode</th><th>Description</th></tr><tr><td>0x0</td><td>NO_SLEEP</td><td>A clock domain sleep transition is never initiated, regardless of the hardware conditions.</td></tr><tr><td>0x1</td><td>SW_SLEEP</td><td>A software-forced sleep transition. The transition is initiated when the associated hardware conditions are satisfied (see Table 3-15).</td></tr><tr><td>0x2</td><td>SW_WKUP</td><td>A software-forced clock domain wake-up transition is initiated, regardless of the hardware conditions identified in Table 3-14.</td></tr><tr><td>0x3</td><td>HW_AUTO</td><td>Hardware-controlled automatic sleep and wake-up transition is initiated by the PRCM module when the associated hardware conditions are satisfied (see Table 3-14 and Table 3-15).</td></tr></table> <p>Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 417.</p>	Table 3-13. Clock Domain Clock Transition Mode Settings			CLKTRCTRL Bit Value	Selected Mode	Description	0x0	NO_SLEEP	A clock domain sleep transition is never initiated, regardless of the hardware conditions.	0x1	SW_SLEEP	A software-forced sleep transition. The transition is initiated when the associated hardware conditions are satisfied (see Table 3-15).	0x2	SW_WKUP	A software-forced clock domain wake-up transition is initiated, regardless of the hardware conditions identified in Table 3-14.	0x3	HW_AUTO	Hardware-controlled automatic sleep and wake-up transition is initiated by the PRCM module when the associated hardware conditions are satisfied (see Table 3-14 and Table 3-15).
Table 3-13. Clock Domain Clock Transition Mode Settings																			
CLKTRCTRL Bit Value	Selected Mode	Description																	
0x0	NO_SLEEP	A clock domain sleep transition is never initiated, regardless of the hardware conditions.																	
0x1	SW_SLEEP	A software-forced sleep transition. The transition is initiated when the associated hardware conditions are satisfied (see Table 3-15).																	
0x2	SW_WKUP	A software-forced clock domain wake-up transition is initiated, regardless of the hardware conditions identified in Table 3-14.																	
0x3	HW_AUTO	Hardware-controlled automatic sleep and wake-up transition is initiated by the PRCM module when the associated hardware conditions are satisfied (see Table 3-14 and Table 3-15).																	

		Table 3-14. Clock Domain Wake-Up Conditions		
		<table> <tr> <th data-bbox="588 259 682 287">Relation</th> <th data-bbox="835 259 938 287">Condition</th> </tr> </table>	Relation	Condition
Relation	Condition			
<table> <tr> <td data-bbox="588 297 630 319">OR</td> <td data-bbox="835 297 1810 324"> The SW_WKUP clock transition mode for the clock domain is set (CLKTRCTRL = 0x2). </td> </tr> </table>	OR	The SW_WKUP clock transition mode for the clock domain is set (CLKTRCTRL = 0x2).		
OR	The SW_WKUP clock transition mode for the clock domain is set (CLKTRCTRL = 0x2).			
<table> <tr> <td></td> <td data-bbox="835 334 1810 362"> At least one wake-up request is asserted by one of the modules of the clock domain. </td> </tr> </table>		At least one wake-up request is asserted by one of the modules of the clock domain.		
	At least one wake-up request is asserted by one of the modules of the clock domain.			
<table> <tr> <td></td> <td data-bbox="835 371 1810 399"> At least one dynamic dependency⁽¹⁾ from another clock domain is active. </td> </tr> </table>		At least one dynamic dependency ⁽¹⁾ from another clock domain is active.		
	At least one dynamic dependency ⁽¹⁾ from another clock domain is active.			
<table> <tr> <td></td> <td data-bbox="835 409 1810 436"> At least one static dependency⁽¹⁾ from another clock domain is active. </td> </tr> </table>			At least one static dependency ⁽¹⁾ from another clock domain is active.	
	At least one static dependency ⁽¹⁾ from another clock domain is active.			
Ex. 65 - DRA75x, DRA74x Technical Reference Manual at 420.				